AMENDMENT UNDER 37 C.F.R. § 1.111

Application No.: 10/533,304

·

Attorney Docket No.: Q87822

AMENDMENTS TO THE SPECIFICATION

Please replace the following paragraphs beginning on page 2 through page 30 with

Please replace the following positive the following amended paragraphs:

In accordance with the invention of a level shifter of elaim 1 a first embodiment, there is provided a level shifter for converting a signal level of a first logic circuit to which a first power source is supplied into a signal level of a second logic circuit to which a second power source is supplied, characterized by including a switching circuit between a GND power source terminal (ground power source terminal) of a level shift core circuit and a GND power source (ground power source), the switching circuit being controlled by a third logic circuit which generates control signals in accordance with control of the first power source, and a pull-up and/or pull-down circuit at an output of the level shift core circuit, the pull-up and/or pull-down circuit being controlled by the third logic circuit.

In accordance with the invention of a level shifter of elaim-2 a second embodiment, there is provided a level shifter for converting a signal level of a first logic circuit to which a first power source is supplied into a signal level of a second logic circuit to which a second power source is supplied, characterized by including a switching circuit between a power source terminal of a level shift core circuit and the second power source, the switching circuit being controlled by a third logic circuit which generates control signals in accordance with control of the first power source, and a pull-up and/or pull-down circuit at outputs of the level shift core circuit, the pull-up and/or pull-down circuit being controlled by the third logic circuit.

In accordance with the invention of a level shifter of elaim-3 a third embodiment, the level shifter in elaim-1 or-2 the first and second embodiments is characterized in that the level shift core circuit includes a p-MOS cross-coupled latch including at least two p-MOSs and a

2